Abstract-Sandia's radiation-hardened ViArray standard platforms use via-configurable circuits to create quick-turn, low-cost structured ASICs (Application Specific Integrated Circuits). Via-configurable technology enables performance similar to standard-cell ASICs, but with low-volume costs approaching that of programmable logic devices. Due to their significantly lower development cost and shorter production times, ViArray ASICs are rapidly replacing custom ASICs in Sandia's high-reliability digital and analog applications. This paper describes the Eiger ViArray platform, which is optimized for general-purpose digital applications, and the Whistler ViArray platform, which is optimized for mixedsignal instrumentation and state-of-health applications. 123 
INTRODUCTION
Structured ASICs enable rapid turn-around times, lower non-recurring engineering (NRE) costs, and reduce development risk by using pre-qualified base array platforms. The structured ASIC concept employs a regular fabric-like circuit architecture, similar to an FPGA (Field Programmable Gate Array), that uses a one-time metal-via mask to configure user function into the base array. Unlike FPGAs, however, structured ASICs are competitive to custom ASICs in speed, power, and circuit densities. Since structured ASIC base arrays can be pre-fabricated before customization and re-used across multiple design implementations, they can be produced in significantly shorter time and at a much lower cost than custom ASICs. 1 Sandia National Laboratories is a multi program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000. 2 978-1-4577-0557-1/12/$26.00 ©2012 IEEE 3 IEEEAC paper #1045, Version 2, Updated Nov 21, 2011 Beginning in 2004, Sandia has developed the ViArray family of structured ASIC base arrays for its internal 350-nm radiation-hardened silicon-on-insulator (SOI) foundry [1] [2][3] [4] . The ViArray architecture includes innovative power handling features, such as fine-grain power gating to turn off unused transistors and Vdd partitioning to enable power sequencing and redundancy, which allow it to meet the same stringent power and radiation levels that are required for standard-cell ASICs. Since Sandia's foundry can pre-fabricate ViArray structured ASICs up to the via-2 mask, fabrication times have decreased from over 3 months to less than 3 weeks when compared to traditional ASIC flows. Figure 1 illustrates typical ViArray ASIC implementation schedules for design, fabrication, and test. Likewise, ASIC development costs have decreased by 2-5x when switching from custom ASICs to structured ASICs. This paper describes the Eiger digital ViArray and the Whistler mixed-signal ViArray platforms. These are the most mature of Sandia's ViArray products, although additional platforms are currently in development and test. While each base array is built from a common library of silicon blocks, they are customized in their logic resources, mixed-signal capability, I/O capacity, and package types for different classes of applications. These structured ASICs have allowed Sandia customers to inexpensively insert prototype ASICs into their systems much earlier than in the past, when they have historically waited until late in the system development cycle to produce a more costly standard cell ASIC. Current ViArray users are regularly iterating their ASIC designs 3-5 times during development versus the 1-2 custom ASIC spins that have traditionally been practiced. 
VIARRAY TECHNOLOGY & PLATFORM FEATURES
The ViArray logic fabric, shown in Figure 2a , is based on ViASIC® ViaMask TM technology [5] . The unit cell consists of four NAND gates, two MUX gates, a resettable DFF, and various inverter cells. All logic functions in a design are implemented with these basic gates. The unit cell is arrayed and overlaid with metal routing tracks to create a master tile, which contains the equivalent of 3k logic gates. In addition, the master tile contains high-drive buffers and 4k bits of dual-ported SRAM interspersed between the unit cells. To create a structured ASIC platform, the master tile is simply replicated and connected to an I/O pad frame and other pre-built mixed-signal IP blocks. This simplicity of assembly is in contrast to other structured ASIC and FPGA logic fabrics that require additional steps, such as custom clock tree insertion or custom programming circuit insertion, to create different size platforms [6] .
ViArray structured ASIC platforms are designed for Sandia's CMOS7 foundry technology, which is a strategically radiation-hardened, 3.3-Volt, 0.35-μm, SOI (Silicon-on-Insulator) CMOS process for custom, highreliability digital, analog, and mixed-signal ASICs [7] . CMOS7 is a 24 mask level process with 5 metal layers, as shown in Figure 2b . Options for analog and mixed-signal applications include Metal-Insulator-Metal (MIM) capacitors and N+ polysilicon resistors. The 0.35-μm node allows CMOS7 to optimize performance for analog circuits, resulting in better device matching, higher supply voltages, lower leakage, and broader signal dynamic range than smaller geometry devices. Properly designed and fabricated, larger devices are more likely to continue to perform in extended operating environments of temperature fluctuations, shock, and radiation.
The configuration of a user design onto a ViArray device occurs at the via-2 layer, between metal-2 and metal-3. The via-2 mask hooks up power and ground to the appropriate unit cells, configures the logic gates inside the unit cell to the correct function, and configures the routing tracks to connect the logic gates together. Similarly, via-2 connections are used to configure the I/O pads and other IP blocks. Since unused blocks in a Viarray platform are completely disconnected from the power and ground rails, both the static leakage current and photocurrent generated in radiation environments is directly proportional to the number of transistors used in a design. This is a distinct advantage of the ViArray architecture over FPGA platforms, which cannot disconnect their unused transistors from the power rails. As compared to CMOS7 standard-cell ASICs, ViArray ASICs are comparable in transistor density but incur 96% less mask costs because only one custom mask is required to implement a user design. 
Figure 5. Whistler mixed-signal ViArray platform (red lines designate power boundaries).
The most mature of Sandia's ViArray platforms are the Eiger and Whistler platforms, whose die photos are shown in Figure 4 and Figure 5 . Eiger is designed for generalpurpose digital applications and Whistler is designed for mixed-signal instrumentation and state-of-health applications. Table 1 lists the resources in the Eiger and Whistler platforms. Both platforms use a 12x12mm^2 die, with an identical bond pad configuration. Each platform is divided into four power domains. These power domains allow the user to separate designs onto different power supplies, implement redundancy, or apply power sequencing schemes. In the Whistler ViArray, this power domain feature is commonly used to isolate analog and digital power. The power domains can be merged together in any combination, including defining them as a single global power domain. Weak pull-down transistors are available in the logic fabric to prevent unpowered inputs from floating. 
MIXED-SIGNAL IP BLOCKS
In a mixed-signal ASIC, the analog circuits are the most likely not to perform as expected and require silicon respins. To mitigate this risk for CMOS7 designs, Sandia has created a mixed-signal IP library of common analog building blocks. Table 2 highlights the key features of the mixed-signal blocks used on the Eiger and Whistler platforms. Before being incorporated onto a ViArray platform, each analog block was first designed, fabricated, and characterized as a stand-alone block. Some Sandia customers have even used these stand-alone chips in conjunction with digital FPGAs to fully validate their design in hardware before committing it to a ViArray platform or custom ASIC. However, most Sandia mixed-signal ViArray designers feel comfortable modeling these analog blocks at the digital VHDL/verilog level when implementing systemon-chip designs. Only when there is a concern on the analog performance of these blocks when they are hooked together, would a simulation be performed at the SPICE or AMS level. Amplifier circuits, which are difficult to model at the digital level, are the most common situation where true analog simulation is necessary.
Our experience with the mixed-signal IP blocks on the Eiger and Whistler platforms is that manual placement with automated signal routing is sufficient for most applications. The large number of mixed-signal IP blocks on Whistler is further optimized for minimal-length signal routes by utilizing a left-to-right analog processing flow, with amplifiers and comparators next to the I/O pads, followed by analog multiplexers in the middle, and analog-to-digital converters nearest the digital fabric. When more routing control is needed for sensitive analog signals, the ViArray place-and-route tool also supports differential routing, wide wire routing, and manual wire routing. Figure 6 shows a representative mixed-signal circuit and its implementation on the Whistler ViArray platform. Input signals come into the chip on configurable pads, which are via-programmed as bare-wire analog pads, and are routed differentially to an amplifier. An analog multiplexer is digitally controlled to select between the output of the amplifier and a temperature sensor. The analog output of the multiplexer is then converted into a digital value with a pipeline ADC, and finally post-processed with additional digital logic. 
DESIGN FLOW
As listed in Table 3 , the ViArray design flow is fundamentally based on custom ASIC design tools, but heavily augmented with Sandia-produced IP and scripts to automate recurring design tasks that are specific for the ViArray platforms. Since the design, validation, and test durations in a ViArray implementation are greatly compressed, as compared to a custom ASIC, this design automation infrastructure has become just as critical as via-2 fabrication in realizing fast-turn, low-NRE ASICs. While the ViArray design flow currently lacks the polish of a commercial FPGA GUI-based tool, it is sufficient for enabling an experienced ASIC designer to execute an RTLto-GDS tapeout much quicker than for a custom ASIC. Figure 7 illustrates the basic ViArray design integration flow. Application mixed-signal logic, developed with ViArray IP blocks, is combined together with top-level design-for-test logic into a ViArray core module. Application logic should be specified in a language supported by the logic synthesis tool (i.e., VHDL, verilog, system verilog, etc.), although in the past we have performed SPICE-to-verilog translations for designs using analog schematic capture. The ViArray IP blocks include both mixed-signal IP blocks, as described in the previous section, and soft-core digital IP blocks. The soft-core digital IP blocks include memory wrappers, synchronizer wrappers, clock-generation wrappers, reset wrappers, and analoginterface wrappers that have all been specifically optimized for the ViArray and for the high test coverage needs mandated by high-reliability systems. The top-level designfor-test architecture is application specific, but may include logic scan chains, memory scan chains, and analog observation points.
A platform-specific pad spreadsheet is used to specify ASIC pin names, pin assignments, and pad types. This spreadsheet is used to drive scripts that generate the top-level pad frame RTL module and the pad placement constraints for the place-and-route tool. Additional scripts use the pad spreadsheet to produce test vector generation code, automated RTL testbenches, and ASIC tester probe-card and load-board definition files. The automation of the pad information across multiple tools throughout the design, validation, and test flow makes the ViArray implementation flow more mistake resistant than is typical for a custom ASIC flow. Figure 8 shows the chip-level simulation and validation flow used for ViArray designs. Test vectors generated for the application logic and ViArray IP are simulated at the gate-level with the same timing sets as used on the silicon ASIC tester. During vector simulation, mixed-signal IP blocks are modeled at a rudimentary binary (0/1) level so that their stimulus and expected response can be captured in a digital ASCII text vector file format. For silicon testing, the mixed-signal vector tests that require true analog stimulus/response are replaced with pre-built, tester-specific routines (digital-only vectors are run un-modified). This simulation/validation flow has greatly reduced debug times during wafer probe and package part testing. Short of implementing their design into a ViArray device, many potential ViArray customers are interested in expected gate counts and clock speed performance. Figure 11 shows a useful way to relate the number of flip-flops in a design to an estimate for the expected ViArray logic gate utilization. In addition, Table 4 lists representative clock speeds for various functional blocks as they were implemented in actual ViArray designs. Dynamic power consumption will vary with gate count and clock speeds, but typical worsecase power numbers are in the range of 0.5 -1.3W. Additional quality programs, such as QML-V, are consistent with these requirements and Sandia will generally tailor the qualification activities of a specific ASIC to the needs of the application. Figure 12 shows the general qualification flow used to qualify high-reliability ASICs; specific durations and test conditions depend on detailed system requirements and are beyond the scope of this paper. Memory cores 4Kbit SRAM and 16Kbit ROM blocksDirect pin access.
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For the ViArray ASIC platforms, a common validation vehicle (CVV) design is used to validate, characterize, and qualify the platforms to accept user designs. The CVV has been developed to represent a typical user circuit. It is scalable to fit different platform resources, and has dedicated functions to exercise all ViArray features in the platform. Table 5 lists the design blocks in a CVV, and Figure 13 and Figure 14 show the Eiger/Whistler CVV layout diagrams. ViArray users may leverage the CVV test, characterization and qualification results to further reduce their ASIC development costs. User designs implemented on the Eiger and Whistler ViArray platforms are currently in various stages of qualification for high-reliability, lowvolume products. Developing re-usable probe cards, load boards, burn-in boards, and radiation-test boards has been essential for maintaining ViArray cost benefits through qualification.
Packaging technology is an important aspect of ASIC qualification, and Sandia has focused on qualifying the ViArray platforms with Plastic Ball Grid Array (PBGA) packages for high-reliability applications. PBGA packages have the advantages of lower cost, smaller volume, and extensive commercial support versus other packaging technologies for high-pin count ASICs. Sandia maintains a low-volume internal PBGA assembly capability and vendor contracts for higher-volume work. Current engineering efforts focus on quantifying the effects of long-term thermal cycling, aging, and moisture sorption/desorption on the PBGA materials. Recent dynamic mechanical analysis data indicates that BT substrates experience a 20-degree increase in glass transition temperature and a significant stiffening effect (i.e., a 50% increase in modulus of elasticity at room temperature) with accelerated aging. In addition to solder fatigue, delamination at the substrate/encapsulation interface is of concern. While PBGA technology is Sandia's preferred packaging approach, there are also activities looking at higher-cost, larger-volume ceramic column grid array packaging options for those customers that require fully hermetic packages.
SUMMARY
Sandia's quick-turn, low-NRE ViArray family of structured ASICs has revolutionized the way it designs, manufactures, and qualifies low-volume ASICs. While this paper concentrated on ViArray design benefits, other properties of the ViArray such as front-end-of-line trust and yield analysis in low-volume foundries are equally as interesting.
With ever more constrained project resources, Sandia's customers increasingly rely on the ViArray standard platforms for reduced-cost, high-reliability rad-hard ASICs. 
